

VERIFICATION PLAN

AXI-Lite Slave IP with Memory

ECE-593: Fundamentals of Pre-Si Validation

Portland State University

Team: Patrick, Pratibha

Document Information

Field	Value
Document ID	VPL-AXIL-001
Project / Product	AXI-Lite Slave IP with Memory (axi_lite_mem)
Design Version	RTL v0.1 (MS1 baseline, unchanged through MS2/MS3)
Verification Level	Block-level
Prepared By	Patrick, Pratibha (Verification — shared ownership)
Reviewed By	Patrick, Pratibha
Approved By	Instructor — Venkatesh Patil
Date Created	April 20, 2026
Last Revised	April 30, 2026
Revision	1.1 – MS2/MS3 Combined Submission
Status	MS2/MS3 Delivered; MS4 In Planning
Confidentiality	Internal (coursework)

Purpose Statement

This Verification Plan defines the strategy, environment, tools, and completion criteria for the functional verification of the AXI-Lite Slave IP with Memory. It is structured in accordance with

the hierarchical verification methodology described in Comprehensive Functional Verification by Bruce Wilde.

For ECE-593: Fundamentals of Pre-Si Validation, instructed by Venkatesh Patil.

Git Repository

https://github.com/a215364731/ece593_final_project

All deliverables for each milestone live under the corresponding subdirectory:

AXI_Lite_MS1_Trad/	AXI_Lite_MS2_Class/	AXI_Lite_MS3_Class/
AXI_Lite_MS4_UVM/	AXI_Lite_MS5_UVM/	AXI_Lite_FINAL/

1. Introduction

1.1 Purpose and Scope

This Verification Plan (VP) describes the complete approach for functionally verifying the AXI-Lite Slave IP with Memory. It establishes the verification scope, methods, environment, required tools, completion criteria, and resource plan.

This document applies to the following verification level:

- ☒ Block-level verification
- ☐ Sub-system verification
- ☐ Full-chip / Top-level verification
- ☐ System-level verification

1.2 Design Overview

The Design Under Verification (DUV) is a parameterized AXI4-Lite slave that wraps an internal dual-port block RAM. The top-level module `s_axil_top` instantiates two submodules — `s_axil_wr` (handling AW, W, and B channels) and `s_axil_rd` (handling AR and R channels) — and a shared memory array of `MEM_DEPTH` words, each `DATA_WIDTH` bits wide. All five AXI4-Lite channels follow the standard VALID/READY handshake and the design supports byte-enable writes via `WSTRB`, out-of-range `SLVERR` responses, and write-before-read forwarding when a read and write target the same word in the same cycle.

Refer to HLDS-AXIL-001 (Design Specification) for the complete block diagram, port list, parameter definitions, and channel behavior.

1.3 Verification Hierarchy

Verification of this design follows a hierarchical approach consistent with Bruce Wilde's Comprehensive Functional Verification framework. Each level of the hierarchy addresses a specific set of functions and feeds results to the next level.

Hierarchy Level	Design Scope	Covered In This VP	Referenced VP
Block	<code>s_axil_top</code> (with <code>wr</code> , <code>rd</code> , memory)	☒ Yes	—
Sub-system	AXI interconnect + slaves	☐ No	Future VP
Full-chip	SoC integration	☐ No	Future VP
System	Multi-processor system (ECE-593 FP)	☐ No	VP-SYS-001

1.4 References

Ref #	Document Title	Version	Date
[R01]	HLDS-AXIL-001 – AXI-Lite Slave IP with Memory Specification	1.0	2026-04-20

Ref #	Document Title	Version	Date
[R02]	Comprehensive Functional Verification – Bruce Wilde	—	—
[R03]	AMBA AXI and ACE Protocol Specification (ARM IHI 0022E)	E	—
[R04]	ECE-593 Final Project Handout – V. Patil	—	2026
[R05]	SystemVerilog IEEE 1800-2017 LRM	2017	2017

1.5 Definitions, Acronyms, and Abbreviations

Term / Acronym	Definition
DUV	Design Under Verification
DUT	Device Under Test
UVM	Universal Verification Methodology
SV	SystemVerilog
TB	Testbench
FC	Functional Coverage
CC	Code Coverage
CR	Coverage Report
VP	Verification Plan
AXI	Advanced eXtensible Interface
WSTRB	Write byte-lane strobe signal
BRESP / RRESP	Write / Read response (2-bit AXI encoding)
SLVERR	Slave error response (RESP = 2'b10)
RAL	Register Abstraction Layer (UVM)
MS	Milestone (MS1 through MS5 + FINAL)

2. Functions to Be Verified

This section lists all functions and features of the DUV that are within scope of this verification plan, as required by the verification hierarchy (Wilde, Chapters 3–4). Each function is assigned a unique identifier for traceability.

FV-ID	Function / Feature Description	Design Ref	Priority	Verification Method
FV-001	Reset behavior — all control flags and pipeline registers initialize to defined values on resetn assertion	DS §5 Reset	Critical	Directed + FC
FV-002	AW channel VALID/READY handshake — AWREADY gating by aw_active	DS §7 AW	Critical	Directed + FC
FV-003	W channel VALID/READY handshake — WREADY gating by w_active	DS §7 W	Critical	Directed + FC
FV-004	Write commit — both AW and W must latch before memory update (order-independent)	DS §7 Commit	Critical	Directed (AW-first, W-first, concurrent)
FV-005	B channel response — BVALID / BRESP / BREADY timing for OKAY and SLVERR	DS §7 B	Critical	Directed + Scoreboard
FV-006	WSTRB byte-lane masking — only enabled bytes update memory; others preserved	DS §4 Write Path	High	Directed (all strobe patterns) + FC
FV-007	Out-of-range write — mem_w_en stays low; BRESP = SLVERR	DS §7 Commit	Critical	Directed + FC
FV-008	AR channel VALID/READY handshake — ARREADY gating by in-flight read	DS §7 AR	Critical	Directed + FC
FV-009	R channel response — RVALID / RDATA / RRESP timing and data correctness	DS §7 R	Critical	Scoreboard
FV-010	Out-of-range read — RDATA = 0, RRESP = SLVERR	DS §7 R	Critical	Directed + FC
FV-011	Write-before-read forwarding — same-cycle same-address WR/RD returnsWSTRB-merged data	DS §4 Forwarding	High	Directed + Scoreboard

FV-ID	Function / Feature Description	Design Ref	Priority	Verification Method
FV-01 2	Data integrity — every written value read back matches under all strobe patterns	DS §4	Critical	Constrained-Random + Scoreboard
FV-01 3	Backpressure tolerance — slave correctly stalls when master withholds BREADY / RREADY	DS §7	High	Directed + Constrained-Random
FV-01 4	Back-to-back transactions — no data loss when transactions issue every cycle	DS §7	High	Constrained-Random + Scoreboard
FV-01 5	Parameter scalability — DUV functions correctly at $\text{DATA_WIDTH} \in \{32, 64\}$ and varying MEM_DEPTH	DS §3 Parameters	Medium	Parameterized regression
FV-01 6	MEM_INIT preload — memory loads from hex file when MEM_INIT is non-empty	DS §5 Reset	Low	Directed
FV-01 7	AWPROT / ARPROT acceptance — slave accepts but does not reject any PROT encoding	DS §6 Ports	Low	Directed

Priority legend: Critical = must pass before MS sign-off; High = required for sign-off; Medium = best-effort; Low = stretch goal.

3. Functions Not Covered at This Verification Level

The following functions are explicitly excluded from this plan because they will be verified at a different level of the verification hierarchy or are outside the scope of the AXI-Lite subset.

NC-ID	Function / Feature	Rationale for Exclusion	Verified In
NC-001	AXI4 burst transactions (INCR, WRAP, FIXED)	AXI-Lite restricts to single-beat transfers per the AMBA spec	N/A
NC-002	Exclusive access (AxLOCK, EXOKAY)	Not supported by AXI-Lite subset	N/A
NC-003	AxCACHE and AxQOS	Optional attributes not included in AXI-Lite core	N/A
NC-004	Decode errors (DECERR)	Address decode performed upstream in an interconnect, not by slave	Interconnect VP
NC-005	Clock domain crossing / metastability	Single-clock design; no asynchronous boundaries	N/A
NC-006	System-level bus contention and arbitration	Block-level VP; arbitration verified at sub-system level	Sub-system VP
NC-007	Gate-level timing and STA	Pre-silicon functional scope only; post-synthesis outside scope	STA flow
NC-008	Physical design, power, and DFT	Functional verification scope only	P&R / DFT flows

4. Verification Strategy and Methods

This section defines the overall strategy and the specific test and checking methods that the verification team will employ, consistent with Wilde Chapters 3–4 and 7–12. The strategy evolves across milestones from a simple directed testbench to a full UVM environment.

4.1 Overall Strategy

The verification effort is organized into five milestones that progressively increase rigor and automation. MS2 and MS3 are delivered together as a combined submission; the class-based environment, constrained-random stimulus, and functional coverage all come online in this submission.

Milestone	Methodology	Primary Goals	Status
MS1 – Traditional TB	Task-based module TB in SystemVerilog	Smoke-test basic read/write; confirm RTL compiles clean	✓ Done
MS2 – Class-Based TB	OOP SV classes (transaction, driver, monitor, scoreboard)	Layered TB; self-checking; scoreboard comparison	✓ Done (combined w/ MS3)
MS3 – Class-Based + CR	MS2 + constrained-random and functional coverage	Stimulus diversity; coverage-driven iteration	✓ Done (combined w/ MS2)
MS4 – UVM (Basic)	UVM 1.2 agent / env / sequencer / test	Full UVM structure; factory overrides; sequences	Planned
MS5 – UVM (Advanced)	MS4 + UVM RAL, layered sequences, regression	Register model; coverage closure; regression signoff	Planned

The overall strategy combines:

- Directed tests — to verify specific corner cases and compliance requirements.
- Constrained-random stimulus — to explore unanticipated scenarios and achieve broad coverage (MS3 onward).
- Functional coverage — measured via embedded covergroups in scoreboard (transaction-level) and monitor (cycle-level).
- Code coverage — to identify unreachable HDL constructs (line, branch, condition, toggle).
- Formal verification — applied selectively to FSM reachability and reset correctness (stretch goal).

4.2 Testbench Architecture

The MS1 testbench is a single-module, task-based testbench instantiating the DUT directly and driving all five AXI channels via `write_transaction` and `read_transaction` tasks. Starting at MS2, the testbench refactors into a class-based layered architecture. At MS4 the architecture transitions to UVM 1.2 with a standard agent/env/test hierarchy. A block diagram of the MS4+ testbench architecture is provided in the MS4 deliverables.

4.2.1 Testbench Components

Functional coverage is embedded in existing components rather than implemented as a separate subscriber, following the pattern demonstrated by the course instructor. The scoreboard hosts transaction-level covergroups (sampled after each check); the monitor hosts cycle-level covergroups (sampled on every clock edge by a dedicated tracker thread).

Component	Description	Introduced In	Reuse / New
Top-level TB	Instantiates DUT, clock, interface bindings	MS1	New
AXI-Lite Interface	SV interface with master_cb / monitor_cb clocking	MS2	New
Transaction class	axi_lite_txn — addr, data, strb, mode (WR/RD/BOTH)	MS2	New
Generator	Random + directed transaction stream into mailbox	MS2	New
Driver	BFM driving AW/W/AR; reset; supports concurrent WR+RD	MS2	New
Monitor	Samples all channels; hosts cycle-level coverage	MS2	New
Scoreboard	Reference memory model; hosts txn-level coverage	MS2	New
Environment	Owns mailboxes; init/run/drain/stop/report lifecycle	MS2	New
Test library	test_base + 4 concrete tests	MS2	New
Functional coverage	11 covergroups (6 txn-level + 5 cycle-level)	MS2	New
UVM Agent	Packages driver + monitor + sequencer	MS4	New
UVM Env	Assembles agent, scoreboard, coverage	MS4	New
UVM Test(s)	Top-level tests extending uvm_test	MS4	New
UVM RAL / Reg Model	UVM register model of the memory	MS5	New

4.3 Stimulus Methods

4.3.1 Directed Tests

Directed tests deterministically exercise specific DUT behaviors. The MS2 testbench implements four concrete tests, all extending a common test_base class:

Test Name	Purpose	Targets
test_random	20–50 random TXN_WRITE / TXN_READ transactions across the memory	FV-002/003, FV-005/006/009, FV-012, FV-014
test_wr_rd_same	Writes 0xDEAD_000N to 8 word-aligned addresses, reads each back	FV-005/009 OKAY, FV-014 WR-then-RD
test_byte_strobe	Writes 0xAABBCCDD with full strobe, then overwrites each byte lane individually; reads back 0x12345678	FV-006 strobe patterns
test_concurrent_rw	9 TXN_BOTH transactions exercising same-cycle AW/W/AR drive	FV-011 forwarding

The directed test matrix below catalogs additional DUT behaviors targeted across the milestones. Many will be reached by constrained-random stimulus introduced in MS3 rather than additional directed tests:

- Reset: assert / de-assert with in-flight transactions active
- Single write then single read at same address (data integrity)
- Walking-ones and walking-zeros data patterns
- All WSTRB patterns (0001 ... 1111 for DATA_WIDTH=32)
- In-range / boundary / out-of-range addresses (0x000, 0x3FC, 0x400)
- Back-to-back writes; back-to-back reads
- AW before W; W before AW; concurrent AW+W
- Slow BREADY / slow RREADY backpressure
- Write-before-read forwarding: WR and RD same cycle same address

4.3.2 Constrained-Random Tests

Implemented in MS2/MS3 (combined submission). The generator's run() task creates random transactions with the following constraints, enforced by transaction.sv and the generator's local rand_mem_addr() helper:

- c_addr_align: addr[1:0] == 2'b00 (32-bit word-aligned)
- c_wstrb_nonzero: WSTRB has at least one bit set on TXN_WRITE / TXN_BOTH
- c_mode_random: random transactions limited to TXN_WRITE / TXN_READ; TXN_BOTH is directed-only
- Address constraint by helper: addr held to in-range word window ($0 \leq \text{word_idx} < \text{MEM_DEPTH}$)
- Driver per-channel delay knobs: 0–N cycle random delays on AW, W, AR, BREADY, RREADY

Future closure work (in MS4/MS5) will extend constraints to bias under-covered bins (e.g., out-of-range addresses for SLVERR coverage, longer backpressure stalls).

4.3.3 Assertion-Based Verification

Not in scope for this revision.

4.3.4 Formal Verification

Stretch goal. Candidate formal targets:

- FSM reachability — all states of wr and rd submodules are reachable
- Deadlock freedom — no combination of backpressure can stall the slave permanently
- Reset completeness — every sequential element reaches its reset value in one clock

4.4 Checking Strategy

Result checking uses the following methods:

- Scoreboard-based checking — TB maintains a reference memory model; every read response is compared against the expected value computed from the sequence of writes (with WSTRB merging).
- Response-code checking — every BRESP and RRESP is compared against the expected OKAY/SLVERR based on address range.
- End-of-simulation report — summary of pass/fail counts and coverage percentages.

5. Verification Environment

5.1 Simulation Environment

Field	Value
Simulator	Synopsys VCS
Simulator Version	VCS 2023.03 or later (PSU lab installation)
Verification Methodology	Traditional (MS1) → Class-based (MS2-3) → UVM 1.2 (MS4-5)
HDL Language	SystemVerilog IEEE 1800-2017
Compile Options	-sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps +define+UVM_NO_DEPRECATED -full64
Coverage Options	-cm line+cond+fsm+tgl+branch+assert -cm_dir ./cov.vdb
Sim / Runtime Options	+vcs+lic+wait +fsdb+autoflush -assert svaext
Waveform Format	FSDB (Verdi) — \$fsdbDumpvars already present in TB
Seed Management	+ntb_random_seed=<N> for regression; +ntb_random_seed_automatic for exploration
Regression Framework	Makefile-driven; targets: compile, sim, cov, verdi, clean

5.2 Coverage Plan

Functional coverage groups map directly to the FV-IDs in Section 2. Coverage is embedded in the testbench components: transaction-level covergroups live in the scoreboard (sampled after each scoreboard check), and cycle-level covergroups live in the monitor (sampled on every clock edge by a dedicated tracker thread). The 'Achieved' column shows the highest per-test coverage observed in the MS2/MS3 submission run; the 'Target' column shows the closure goal for MS5 sign-off.

FV-ID(s)	Coverage Group	Owner	Bins / Cross Points	Achieved	Target
FV-001	cg_reset	Monitor	Reset asserted / released states	100 %	100 %
FV-002/003	cg_aw_ws	Monitor	AW/W handshake order: AW-first, W-first, concurrent	100 %	100 %
FV-005	cg_bresp	Scoreboard	BRESP $\in$ {OKAY, SLVERR} $\times$ BREADY delay bins	50%	100 %

FV-ID(s)	Coverage Group	Owner	Bins / Cross Points	Achieved	Target
FV-006	cg_wstrb	Scoreboard	WSTRB values 0001 ... 1111 (15 non-zero patterns)	80%	100%
FV-007/010	cg_oor	Scoreboard	Out-of-range addr × op {WR, RD} × response	58%	100%
FV-008	cg_ar_hs	Monitor	AR-to-R latency bins {1, 2, 3, 4-7, 8-15, 16+}	17%	100%
FV-009	cg_rresp	Scoreboard	RRESP ∈ {OKAY, SLVERR}	50%	100%
FV-011	cg_fwd	Monitor	WR + RD same cycle × address match (forwarding)	100%	100%
FV-012	cg_addr	Scoreboard	Word addresses binned across [0, MEM_DEPTH-1]	100%	90%
FV-013	cg_bp_b/cg_bp_r	Monitor	BREADY/RREADY stall bins {0, 1-3, 4-7, 8-15, 16+}	40%/20%	90%
FV-014	cg_b2b	Scoreboard	Back-to-back WR-WR, RD-RD, WR-RD, RD-WR pairs	100%	100%

Coverage holes identified for MS4/MS5 closure: cg_bresp/cg_rresp SLVERR bins (need out-of-range address tests), cg_oor (same), cg_ar_hs latency bins beyond 1-cycle (need RREADY backpressure variation), cg_wstrb three-byte patterns, and cg_backpressure stall bins (need BREADY/RREADY delay variation). All holes are covered by stimulus enhancements that are straightforward to add in MS4 sequences.

6. Required Tools

This section lists all software tools required to support the described verification environment, consistent with Wilde Chapters 5–6.

Category	Tool / Package	Version	Vendor / Source	Status
Simulator	Synopsys VCS	2023.03+	Synopsys	[X] Licensed (PSU lab)
Coverage / URG	VCS Coverage + URG	2023.03+	Synopsys	[X] Bundled with VCS
Waveform Viewer	Synopsys Verdi (FSDB)	2023.03+	Synopsys	[X] Licensed

Category	Tool / Package	Version	Vendor / Source	Status
Linting	Spyglass Lint (optional)	—	Synopsys	[] Optional
Formal Tool	Not planned for MS1–MS5	—	—	[] N/A
VIP	None (hand-coded AXI-Lite driver)	—	Internal	[X] In-house
Regression	GNU Make	≥ 4.2	GNU	[X] Available
Version Control	Git / GitHub	≥ 2.30	GitHub	[X] Available
Bug Tracking	GitHub Issues	—	GitHub	[X] Available
Documentation	MS Word / PDF / Markdown	—	—	[X] Available

7. Completion Criteria

Verification is declared complete when ALL of the following measurable criteria have been satisfied. Each criterion must be signed off by the team before submission of each milestone.

7.1 Simulation Completion Criteria

#	Criterion	Target Threshold	Applies To
1	All directed tests pass with zero unexpected failures	100% pass rate	MS1–MS5
2	Constrained-random regression passes across N seeds	$N \geq 50$ seeds	MS3–MS5
3	All functional coverage groups close to specified targets	$\geq 90\%$ avg, 100% critical	MS3–MS5
4	Statement and branch code coverage achieved	$\geq 90\%$	MS2–MS5
5	Toggle coverage achieved on DUT outputs and interfaces	$\geq 85\%$	MS3–MS5
6	FSM state and transition coverage achieved	100% reachable	MS3–MS5
7	All open bugs triaged; no Critical or High severity bugs outstanding	0 Critical / High open	All MS
8	Waived coverage items documented and approved	Approval on record	MS3–MS5

7.2 Formal Verification Completion Criteria

Formal verification is a stretch goal (not required for MS1–MS5). Criteria apply only if formal is pursued.

#	Criterion	Target	Status
1	All formal properties proven or bounded-proven	PROVEN / BOUNDED	[] Stretch goal
2	No vacuous passes (vacuity checks passed)	0 vacuous	[] Stretch goal
3	All counterexamples analyzed and resolved	0 open CEX	[] Stretch goal

7.3 Sign-Off Checklist

Sign-Off Item	Responsible Party	Date	Sign
MS1 directed TB runs clean on VCS	Patrick, Pratibha	04/20/2026	✓ Done
MS2/MS3 class-based TB + CR + coverage (combined submission)	Patrick, Pratibha	05/07/2026	✓ Done

Sign-Off Item	Responsible Party	Date	Sign
MS4 UVM env runs base test clean	Patrick, Pratibha	05/14/2026	_____
MS5 UVM RAL + regression signed off	Patrick, Pratibha	05/28/2026	_____
All high-priority bugs closed or deferred	Patrick, Pratibha	05/28/2026	_____
Final zip submitted to Canvas	Patrick, Pratibha	05/28/2026	_____

8. Resources and Schedule

8.1 Human Resources

The team consists of two engineers sharing all responsibilities. For each milestone, one team member leads RTL/design tasks while the other leads verification/testbench tasks; roles alternate across milestones to ensure both members gain full exposure to every aspect of the project.

Role	Name(s)	Allocation	Responsibilities
Project Lead (shared)	Patrick, Pratibha	0.5 FTE each	Planning, schedule tracking, Canvas submission, instructor interface
Design / RTL	Patrick, Pratibha	shared	RTL maintenance, bug fixes, parameter extensions
Verification Lead	Patrick, Pratibha	shared	TB architecture, scoreboard, coverage, UVM transition
Documentation	Patrick, Pratibha	shared	HLDS, VP, milestone READMEs, final report

Per-Milestone Task Split

Task ownership rotates each milestone so both members cover the full workflow. Shared tasks (review, debug, integration) are owned jointly.

Milestone	RTL / Design Owner	Verification / TB Owner	Shared
MS1	Patrick (initial RTL, defs)	Pratibha (trad TB, tasks)	Git setup, directory structure, review
MS2	Pratibha (RTL tweaks, SV constructs)	Patrick (class-based TB, scoreboard)	Debug, integration
MS3	Patrick (parameter extension, coverage RTL)	Pratibha (CR tests, covergroups)	Coverage closure
MS4	Pratibha (RTL freeze, UVM bind)	Patrick (UVM agent, env, base test)	UVM bring-up debug
MS5	Patrick (RAL-ready RTL)	Pratibha (UVM RAL, layered seqs, regression)	Coverage closure, final report
FINAL	Both — consolidation	Both — final regression & packaging	Canvas submission

8.2 Hardware Resources

Resource	Specification	Quantity	Availability
Simulation Compute	PSU ECE lab workstations or personal laptops (≥ 8 GB RAM)	2	[X] Available
Shared Storage	GitHub repository for all code, docs, and transcripts	1 repo	[X] Available
Local Disk	≥ 5 GB per milestone workspace for waveforms/coverage DBs	as needed	[X] Available
Emulation / FPGA	Not required for this project	—	[] N/A

8.3 Schedule

MS2 and MS3 are delivered together as a combined submission. Each subsequent milestone begins the day after the previous milestone's sign-off.

#	Milestone / Deliverable	Planned Start	Planned End	Owner	Status
M1	MS1 – Design Spec, VP, RTL, traditional TB	04/14/2026	04/20/2026	Both	[X] Done
M2/ M3	MS2/MS3 – Class-based TB + CR + functional coverage	04/21/2026	05/07/2026	Both	[X] Done
M4	MS4 – UVM environment (basic)	05/08/2026	05/14/2026	Both	[] Open
M5	MS5 – UVM RAL + coverage closure	05/15/2026	05/24/2026	Both	[] Open
M6	Final regression run across 50+ seeds	05/25/2026	05/26/2026	Both	[] Open
M7	Final report + waveform snapshots	05/26/2026	05/27/2026	Both	[] Open
M8	Canvas submission (ece592s26_<team>_final_project.zip)	05/28/2026	05/28/2026	Both	[] Open

9. Risk and Mitigation

#	Risk Description	Likelihood	Impact	Mitigation Plan
R 1	RTL bugs in MS1 baseline (write latch clear, \$urandom seed) delay MS2 scoreboard bring-up	Closed	—	Resolved as of MS2: all four directed tests (test_random, test_wr_rd_same, test_byte_strobe, test_concurrent_rw) pass with 0 scoreboard errors. The MS1 testbench bugs were fixed by the teammate. Latent RTL latch-clear concern did not manifest in MS2 random + directed runs
R 2	Coverage closure not achieved within schedule	Medium	High	Add coverage-driven constrained-random tests; schedule coverage reviews at mid-MS3 and mid-MS5; waiver process for unreachable bins
R 3	VCS license or lab access unavailability	Low	High	Both team members use PSU remote lab / ECE server SSH; schedule long coverage regressions off-peak to avoid license contention
R 4	Team member unavailable (illness, conflict)	Medium	Medium	Both members cross-trained; all commits reviewed by the other; documentation kept current; tasks rotate each MS
R 5	UVM bring-up (MS4) slips due to methodology learning curve	Medium	Medium	Start UVM skeleton in parallel with MS3 CR work; reuse class-based TB driver/monitor logic inside UVM components
R 6	Parameter extension (DATA_WIDTH=64) reveals latent RTL bugs	Low	Medium	Limit FV-015 to MS3 regression; raise as separate bugs rather than blocking sign-off if issues found
R 7	Scope creep from optional features (formal, MEM_INIT, AxPROT semantics)	Medium	Low	Keep optional items explicitly marked Low priority in Section 2; defer to FINAL milestone if time permits
R 8	Git merge conflicts between team members	Medium	Low	Use feature branches; one PR reviewer required before merge; separate directories per MS reduces overlap

10. Document Revision History

Revision	Date	Author	Description of Change	Approved By
0.1	2026-04-19	Patrick, Pratibha	Initial draft for internal review	—
1.0	2026-04-20	Patrick, Pratibha	Baselined for MS1 submission	—
1.1	2026-04-30	Patrick, Pratibha	MS2/MS3 combined submission updates: §4.1 strategy table now shows MS2/MS3 delivered together; §4.3.1 lists 4 concrete tests (test_random, test_wr_rd_same, test_byte_strobe, test_concurrent_rw); §4.3.2 reflects implemented constraints; §4.3.3 SVA marked out of scope; §5.2 adds Achieved column with measured coverage; §7.3 sign-off and §8.3 schedule combined for MS2/MS3; R1 closed (zero scoreboard errors observed)	—
—	[TBD]	Patrick, Pratibha	Future updates per milestone (MS4 UVM bring-up next)	[TBD]

End of Verification Plan — AXI-Lite Slave IP with Memory — VPL-AXIL-001